

DIALOG(R)File 352:Derwent WPI

(c) 2002 Derwent Info Ltd. All rts. reserv.

009135736 **Image available**

WPI Acc No: 1992-263174/199232

XRAM Acc No: C92-117379

XRPX Acc No: N92-201240

Thin-film semiconductor circuit prodn. for display panel - includes
forming circuit on film-covered substrate bonding second substrate to
circuit-formed face and etching covering film NoAbstract

Patent Assignee: NIPPON TELEGRAPH & TELEPHONE CORP (NITE)

Number of Countries: 001 Number of Patents: 001

Patent Family:

Patent No	Kind	Date	Applicat No	Kind	Date	Week
JP 4178633	A	19920625	JP 90306269	A	19901114	199232 B

Priority Applications (No Type Date): JP 90306269 A 19901114

Patent Details:

Patent No	Kind	Lan Pg	Main IPC	Filing Notes
JP 4178633	A	6	G02F-001/136	

Title Terms: THIN; FILM; SEMICONDUCTOR; CIRCUIT; PRODUCE; DISPLAY; PANEL;
FORMING; CIRCUIT; FILM; COVER; SUBSTRATE; BOND; SECOND; SUBSTRATE;
CIRCUIT; FORMING; FACE; ETCH; COVER; FILM; NOABSTRACT

Derwent Class: L03; P81; U14

International Patent Class (Main): G02F-001/136

International Patent Class (Additional): H01L-027/12

File Segment: CPI; EPI; EngPI

DIALOG(R)File 347:JAPIO

(c) 2002 JPO & JAPIO. All rts. reserv.

03813533 **Image available**

FORMATION OF SEMICONDUCTOR CIRCUIT

PUB. NO.: 04-178633 [JP 4178633 A]

PUBLISHED: June 25, 1992 (19920625)

INVENTOR(s): KATO KINYA

NAKAZAWA KENJI

SUYAMA SHIRO

TANAKA KEIJI

SAKAI SHIGENOBU

APPLICANT(s): NIPPON TELEGR & TELEPH CORP <NTT> [000422] (A Japanese Company or Corporation), JP (Japan)

APPL. NO.: 02-306269 [JP 90306269]

FILED: November 14, 1990 (19901114)

INTL CLASS: [5] G02F-001/136; H01L-027/12; H01L-029/784

JAPIO CLASS: 29.2 (PRECISION INSTRUMENTS -- Optical Equipment); 42.2 (ELECTRONICS -- Solid State Components)

JAPIO KEYWORD:R097 (ELECTRONIC MATERIALS -- Metal Oxide Semiconductors, MOS)

JOURNAL: Section: P, Section No. 1436, Vol. 16, No. 495, Pg. 20, October 14, 1992 (19921014)

ABSTRACT

PURPOSE: To allow the transfer of circuits without using a costly polishing device by sticking a 1st substrate which is formed of the circuits with a 1st film or the 1st film and at least one layer of a 2nd film to a 2nd substrate on the side where the above-mentioned circuits are formed to each other, then etching away the 1st film and transferring the circuits onto the 2nd substrate.

CONSTITUTION: A molybdenum film is first deposited at the 1st film 12 on the 1st substrate 11 consisting of Si. An SiO(sub 2) film is then deposited as the 2nd film 13 thereon and thereafter, TFTs 17 formed by using a-Si as well as picture element electrodes 18 consisting of ITO (indium tin oxide) and wirings consisting of Al are formed thereon to produce an active matrix 14. An adhesive 15 of, for example, an epoxy system is then applied on the matrix 14 and a PET film is stuck as the 2nd substrate 16 onto the circuits. The assembly is thereafter immersed into hydrogen peroxide and the molybdenum film 12 is completely removed by etching. Finally, the 1st substrate 11 is completely peeled and the above-mentioned circuits are completed.